基于FPGA的多cell腔的场平坦度控制

doi:10.11889/j.0253-3219.2017.hjs.40.020101

Nuclear Techniques ›› 2017, Vol. 40 ›› Issue (2): 20101-020101.doi: 10.11889/j.0253-3219.2017.hjs.40.020101

• SYNCHROTRON RADIATION TECHNOLOGY AND APPLICATIONS • Next Articles

Control of field flatness based on FPGA for multi-cell cavity

ZHANG Zhigang^1,2, ZHAO Yubin^1,2, XU Kai^1,2, ZHENG Xiang^1,2, LI Zheng^1,2, ZHAO Shenjie^1,2, CHANG Qiang^1,2, HOU Hongtao^1,2, LIU Jianfei^1,2

1. Shanghai Institute of Applied Physics, Chinese Academy of Sciences, Jiading Campus, Shanghai 201800, China;
2. Shanghai Key Laboratory of Cryogenics & Superconducting RF Technology, Shanghai 201800, China

Received:2016-09-05 Revised:2016-11-18 Online:2017-02-10 Published:2017-01-24
Supported by:
Supported by National Natural Science Foundation of China (No.11335014)

Abstract

Abstract:

Background: The most important processing is division in the algorithm for the field flatness controller on multi-cell cavity. The algorithm in conventional integer division uses multiple subtraction and shift methods to achieve the operation. A lot of clocks are consumed in the subtraction process, and the cycles consuming is not fixed on each cycle of the division. Purpose: This study aims to design a circular unrecoverable divider based on FPGA (Field-Programmable Gate Array). Methods: Improvement is taken for meliorating the program structure and optimizing the time sequences to achieve speedup of the division and same clock cycle for each conventional division. This algorithm is implemented on FPGA chip using QuartusII, simulated and verified by ModelSim toolkits. Results: The stability of field flatness is less than ±1.3% and 35 cycles for each algorithm when it applied in the controller of DLLRF (Digital Low Level Radio Frequency) for the booster of Shanghai Synchrotron Radiation Facility (SSRF). Conclusion: Control of field flatness based on FPGA for multi-cell cavity satisfies all functional requirements, overperforms the design expectations.

Key words: FPGA, Conventional, Divider, Field flatness control, Clock cycle

CLC Number:

TL506

ZHANG Zhigang, ZHAO Yubin, XU Kai, ZHENG Xiang, LI Zheng, ZHAO Shenjie, CHANG Qiang, HOU Hongtao, LIU Jianfei. Control of field flatness based on FPGA for multi-cell cavity[J].Nuclear Techniques, 2017, 40(2): 20101-020101.

References

1 Zhang Z G, Zhao Y B, Xu K, et al. Digital LLRF controller for SSRF booster RF system upgrade[J]. Nuclear Science and Techniques, 2015, 26(3): 030106. DOI: 10.13538/j.1001-8042/nst.26.030106.

2 Hassanzadegan H, Perez F. Analogue LLRF for the ALBA booster[C]. Proceedings of the 11th European Particle Accelerator Conference, Genoa, Italy, 2008: 1416-1418.

3 Jiang M H, Yang X, Xu H J, et al. Shanghai synchrotron radiation facility[J]. Chinese Science Bulletin, 2009, 54: 4171-4181. DOI: 10.1007/s11434-009-0689-y.

4 Gu Q, Chen L X, Chen M, et al. RF system for the SSRF booster synchrotron[C]. Proceedings of the 11th European Particle Accelerator Conference, Genoa, Italy, 2008: 754-756.

5 张志刚, 赵玉彬, 徐凯, 等. 基于I/Q解调原理的校准方法及实验[J]. 核技术, 2015, 38(3): 030102. DOI: 10. 11889/j.0253-3219.2015.hjs.38.030102.ZHANG Zhigang, ZHAO Yubin, XU Kai, et al. Calibration method and experiment based on I/Q demodulation principle[J]. Nuclear Techniques, 2015, 38(3): 030102. DOI: 10.11889/j.0253-3219.2015.hjs.38. 030102.

6 钟少鹏, 赵明华, 张俊强. 数字化I/Q技术用于磁控管频率控制[J]. 核技术, 2014, 37(4): 040103. DOI: 10.11889/j.0253-3219.2014.hjs.37.040103.ZHONG Shaopeng, ZHAO Minghua, ZHANG Junqiang. Digital I/Q technology used for magnetron frequency control[J]. Nuclear Techniques, 2014, 37(4): 040103. DOI: 10.11889/j.0253-3219.2014.hjs.37.040103.

7 刘波. 精通Verilog HDL 语言编程[M]. 北京: 电子工业出版社, 2007: 461-464.LIU Bo. Proficient in Verilog HDL programming language[M]. Beijing: Electronic Industry Press, 2007: 461-464.

8 叶显阳, 张海勇, 皮代军, 等. 基于Verilog计算精度可调的整数除法器的设计[J]. 现代电子技术, 2009, 32(3): 146-148. DOI: 10.3969/j.issn.1004-373x.2009.03.046.YE Xianyang, ZHANG Haiyong, PI Daijun, et al. Design of integer divider with adjustable precision based on Verilog[J]. Modern Electronics Technique, 2009, 32(3): 146-148. DOI: 10.3969/j.issn.1004-373x.2009.03.046.

9 周殿凤, 王俊华. 基于FPGA的32位除法器设计[J]. 信息化研究, 2010, 36(3): 26-28. DOI: 10.3969/j.issn. 1674-4888.2010.03.008.ZHOU Dianfeng, WANG Junhua. Design of a 32-bit divider based on FPGA[J]. Informatization Research, 2010, 36(3): 26-28. DOI: 10.3969/j.issn.1674-4888.2010. 03.008.

10 李文彬, 陈金鹰, 王惟洁, 等. 基于FPGA的32位循环型除法器设计[J]. 物联网技术, 2014, 25(11): 62-63. DOI: 10. 3969/j.issn.2095-1302.2014.11.025.LI Wenbin, CHEN Jinying, WANG Weijie, et al. Design of a 32-bit circular divider based on FPGA[J]. Internet of Things, 2014, 25(11): 62-63. DOI: 10.3969/j.issn. 2095-1302.2014.11.025.

[1]	Shaojia CHEN, Yubin ZHAO, Lixin ZENG, Xingcheng TIAN, Hong LUO, Bin TANG, Xiuku WANG. The development of the main detector's readout electronics for GPPD of CSNS project [J]. Nuclear Techniques, 2019, 42(6): 60402-060402.
[2]	Yuan YUAN, Liuqiang ZHANG, Xiaoli LUO, Yinglin LI. A real-time peak detection method for nuclear pulse signal and energy spectrum analysis [J]. Nuclear Science and Techniques, 2019, 42(2): 20404-020404.
[3]	WANG Gang, HENG Yuekun, LI Xiaohua, LI Nan, WANG Zhimin, HE Miao, LUO Fengjiao, HUANG Liangsheng, LI Mengzhao, YANG Yuzhen, ZHANG Yan, WEN Kaile. Effect of divider current on 7.62cm photomultiplier tube performance [J]. Nuclear Techniques, 2018, 41(8): 80402-080402.
[4]	LI Mingda, ZHAO Yubin, ZHENG Xiang, XIA Yangyang, ZHANG Zhigang, ZHAO Zhentang. Design and implementation of frequency tracking and amplitude-phase feedback in RFQ low level control system [J]. Nuclear Techniques, 2018, 41(6): 60202-060202.
[5]	WANG Haitao, TANG Bin, WANG Renbo, QU Jinhui, ZHANG Xiongjie, CHEN Rui, LIU Zhifeng. Method of pulse baseline estimate and deduction for digital gamma energy spectrometer [J]. Nuclear Techniques, 2018, 41(5): 50402-050402.
[6]	LI Jicheng, LIU Congzhan, ZHANG Yifei, ZHAO Jianling, YAN Bo. Development of a FPGA-based 8-channel pulse wave analyzer [J]. Nuclear Techniques, 2017, 40(9): 90401-090401.
[7]	LIU Yinyu, WANG Yudong, ZHOU Rong, YANG Chaowen. Trapezoidal filter for digital spectrum acquire [J]. Nuclear Techniques, 2017, 40(2): 20402-020402.
[8]	SHU Kun, LONG Fengli. Plant identification module design for accelerator magnet power supplies [J]. Nuclear Techniques, 2017, 40(1): 10402-010402.
[9]	MA Yichao, ZHU Na, DANG Hongshe, QIAN Sen, BAI Wenjing. Design of single-photon pulse generator based on FPGA [J]. Nuclear Techniques, 2016, 39(9): 90401-090401.
[10]	HU Yingrui, LI Xiaoqiang. Design and implementation of radioactivity identifying pedestrian portal [J]. Nuclear Techniques, 2016, 39(9): 90403-090403.
[11]	LI Song, ZHANG Junqiang, ZHANG Meng, ZHAO Minghua. Implementation of FPGA-based feedforward function in LLRF system for electron LINAC [J]. Nuclear Techniques, 2016, 39(7): 70402-070402.
[12]	ZHANG Junqiang, LIU Yajuan, ZHONG Shaopeng, LI Lin, LI Yingmin, GU Qiang. Low level radio frequency system of 15-MeV electrons linac [J]. Nuclear Techniques, 2016, 39(3): 30403-030403.
[13]	DU Xijiu, JIANG Geyang, YE Bin, CHEN Guanghua, CHEN Jianfeng, SHEN Liren. Design of MLC’s control system for IORT accelerators [J]. Nuclear Techniques, 2015, 38(9): 90502-090502.
[14]	CHEN Feng, XIA Xiaobin, ZHANG Zhihong, CAI Jun, CHEN Mingming, TU Chuanhuo. Design of data acquisition system for radioactive α aerosols monitor [J]. Nuclear Techniques, 2015, 38(6): 60401-060401.
[15]	CHEN Xiaomeng, ZHANG Yuzhong, AI Xianyun, LIANG Weiping, XIAO Wuyun. Method of digital Dither adding for digital multi-channel pulse amplitude analyzer [J]. Nuclear Techniques, 2015, 38(5): 50401-050401.

Control of field flatness based on FPGA for multi-cell cavity

PDF (PC)

Like

Knowledge

Abstract

Cite this article

share this article

References

Related Articles 15

Metrics

Comments

Recommended 10